

## IGBT Chip in NPT-technology

### Features:


- 1200V NPT technology
- low turn-off losses
- positive temperature coefficient
- easy paralleling

### This chip is used for:

- power module  
BUP 314

### Applications:

- drives



Chip Type	V <sub>CE</sub>	I <sub>C</sub>	Die Size	Package
SIGC42T120C	1200V	25A	6.59 x 6.49 mm <sup>2</sup>	sawn on foil

### Mechanical Parameter

Raster size	6.59 x 6.49	mm <sup>2</sup>
Emitter pad size	2 x ( 1.58 x 2.18 )	
Gate pad size	1.06 x 0.65	
Area total	42.8	
Thickness	200	µm
Wafer size	150	mm
Max.possible chips per wafer	334	
Passivation frontside	Photoimide	
Pad metal	3200 nm AlSiCu	
Backside metal	Ni Ag –system suitable for epoxy and soft solder die bonding	
Die bond	Electrically conductive glue or solder	
Wire bond	Al, <500µm	
Reject ink dot size	Ø 0.65mm ; max 1.2mm	
Recommended storage environment	Store in original container, in dry nitrogen, in dark environment, < 6 month at an ambient temperature of 23°C	



# SIGC42T120C

## Maximum Ratings

Parameter	Symbol	Value	Unit
Collector-Emitter voltage, $T_{vj} = 25\text{ °C}$	$V_{CE}$	1200	V
DC collector current, limited by $T_{vj\text{ max}}$	$I_C$	<sup>1)</sup>	A
Pulsed collector current, $t_p$ limited by $T_{vj\text{ max}}$	$I_{C,puls}$	75	A
Gate emitter voltage	$V_{GE}$	$\pm 20$	V
Junction temperature range	$T_{vj}$	-55 ... +175	°C
Operating junction temperature	$T_{vj}$	-55...+150	°C
Short circuit data <sup>2)</sup> $V_{GE} = 15V$ , $V_{CC} = 900V$ , $T_{vj} = 150\text{ °C}$	$t_{SC}$	10	$\mu s$
Reverse bias safe operating area <sup>2)</sup> (RBSOA)	$I_{C,max} = 50A$ , $V_{CE,max} = 1200V$ $T_{vj} \leq 150\text{ °C}$		

<sup>1)</sup> depending on thermal properties of assembly

<sup>2)</sup> not subject to production test - verified by design/characterization

## Static Characteristic (tested on wafer), $T_{vj} = 25\text{ °C}$

Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Collector-Emitter breakdown voltage	$V_{(BR)CES}$	$V_{GE}=0V$ , $I_C = 1.5mA$	1200			V
Collector-Emitter saturation voltage	$V_{CEsat}$	$V_{GE}=15V$ , $I_C=25A$	2.0	2.5	3.0	
Gate-Emitter threshold voltage	$V_{GE(th)}$	$I_C=1mA$ , $V_{GE}=V_{CE}$	4.5	5.5	6.5	
Zero gate voltage collector current	$I_{CES}$	$V_{CE}=1200V$ , $V_{GE}=0V$			3.1	$\mu A$
Gate-Emitter leakage current	$I_{GES}$	$V_{CE}=0V$ , $V_{GE}=20V$			120	nA
Integrated gate resistor	$r_G$			none		$\Omega$

## Dynamic Characteristic (not subject to production test - verified by design / characterization),

$T_{vj} = 25\text{ °C}$

Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Input capacitance	$C_{ies}$	$V_{CE}=25V$ , $V_{GE}=0V$ , $f=1MHz$		1650		pF
Output capacitance	$C_{oes}$			250		
Reverse transfer capacitance	$C_{res}$			110		