


I²C BUS TIMING CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	STANDARD MODE		FAST MODE		UNIT
		MIN.	MAX.	MIN.	MAX.	
Clock frequency	$f_{(SMBCLK)}$	10	100	10	400	kHz
Bus free time between start and stop condition	$t_{(BUF)}$	4.7	-	1.3	-	μs
Hold time after (repeated) start condition; after this period, the first clock is generated	$t_{(HDSTA)}$	4.0	-	0.6	-	μs
Repeated start condition setup time	$t_{(SUSTA)}$	4.7	-	0.6	-	μs
Stop condition setup time	$t_{(SUSTO)}$	4.0	-	0.6	-	μs
Data hold time	$t_{(HDDAT)}$	-	3450	-	900	ns
Data setup time	$t_{(SUDAT)}$	250	-	100	-	ns
I ² C clock (SCK) low period	$t_{(LOW)}$	4.7	-	1.3	-	μs
I ² C clock (SCK) high period	$t_{(HIGH)}$	4.0	-	0.6	-	μs
Clock / data fall time	$t_{(F)}$	-	300	-	300	ns
Clock / data rise time	$t_{(R)}$	-	1000	-	300	ns


Fig. 1 - I²C Bus Timing Diagram



PARAMETER TIMING INFORMATION




Fig. 2 - I²C Bus Timing for Sending Word Command Format




Fig. 3 - I²C Bus Timing for Receiving Word Command Format