


SKiiPPACK®
SK integrated
intelligent Power PACK
halfbridge
SKiiP 1242 GB 120
+ Driver 407 CTV^{3,5)}
Preliminary Driver Data



Features

- CMOS compatible inputs
- Short circuit protection by evaluation of current sensor signals
- Drive interlock top/bottom
- Isolation by transformers
- Supply undervoltage protection
- Overtemperature protection
- Fiber optic connector (option)
- U_{DC}-monitoring (option)

- 24 V - power supply
- Open collector output, external pull-up resistor necessary
- C - integrated current sensors
- T - Temperature protection
- V - 15 V or 24 V power supply
- 4 kVAC (on request)
- options available for driver
- U - DC-link voltage sense
- F - Fiber optic connectors
- IAC - AC-current per phase

SKiiP 1242 GB 120 - 407 CTV
Driver for Halfbridge

Symbol	Conditions	Values	Units	remark
V _{S1}	supply voltage primary	18	V	
V _{S2} ¹⁾	supply voltage primary	30	V	pin 6 / 7
I _{outmax}	output peak current max.	± 10	A	
I _{outAV}	output average current	± 100	mA	
f _{swmax}	switching frequency max.	12	kHz	
dV/dt	rate of rise and fall of voltage (secondary to primary side)	75	kV/μs	
V _{isol IO} ⁴⁾	Isol. test volt. IN/OUT (RMS; 1 min)	3	kV~	
V _{isol 12}	Isol. test volt. output 1 - output 2	1,5	kV=	
T _{op} , T _{stg}	operating / stor. temperature	− 25 ... + 85	°C	

Symbol	Conditions	Values	Units	remark
V _{S1}	supply voltage primary	15,0 ± 4 %	V	pin 8 / 9
V _{S2} ¹⁾	supply voltage primary	24,0 +25%/-15%	V	pin 6 / 7
V _{UVS}	supply voltage monitoring	13 / 19,5	V	15 V / 24 V
I _{S01}	sup.current pr.side (standby)	290	mA	15 V supply
I _{S02} ¹⁾	sup.current pr.side (standby)	220	mA	24 V supply
I _{S1}	sup. current pr.side (max) at f _{swmax}	750 + 1,3 · I _{AC} ⁶⁾	mA	15 V supply
I _{S2} ¹⁾	sup. current pr.side (max) at f _{swmax}	1000 560 + 1,3 · I _{AC} ⁶⁾ 1350	mA	24 V supply
V _{IT+}	input thresh. volt. (high) min	12,9	V	
V _{IT-}	input thresh. volt. (low) max.	2,1	V	
V _{GE(on)}	turn-on output gate voltage	15	V	
V _{GE(off)}	turn-off output gate voltage	− 8	V	
t _{d(on)}	propagation delay time on	1,0	μs	typ.
t _{d(off)}	propagation delay time off	1,0	μs	typ.
t _{TD}	dead time of interlock	3	μs	typ.
V _{OL} ²⁾	logic low output voltage	< 600 max. 30	mV	15 mA
V _{OH} ²⁾	logic high output voltage	V		
t _{pdon-error}	propag. delay time-on error	1	μs	typ.
t _{p RESET}	min. pulse width error	5	μs	
T _{TRIP}	memory RESET			
I _{A0max}	max. temperature	115 ± 5	°C	
U _{TRIPSC}	max. output current	± 5	mA	pin 12/14
U _{DCTRIP}	overcurrent trip level	10	V	10 V=125% I _C
	overvoltage trip level	9	V	9 V = 900 V; using option "U"