NMC27C512A 524,288-Bit (64k x 8) UV Erasable CMOS PROM

General Description

The NMC27C512A is a high-speed 512k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C512A is designed to operate with a single \pm 5V power supply with \pm 5% or \pm 10% tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.


The NMC27C512A is packaged in a 28-pin dual in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption
 - Active Power: 110 mW max
 - Standby Power: 0.55 mW max
- Optimum EPROM for total CMOS system
- Extended temperature range (NMC27C512AQE), -40°C to 85°C, and military temperature range (NMC27C512AQM), -55°C to 125°C, available
- Pin compatible with NMOS 512k EPROM
- Fast and reliable programming—100 µs typical/byte
- Static operation—no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Manufacturer's identification code for automatic programming control.
- High current CMOS level output drivers

Block Diagram



Pin Names

A0-A15	Addresses
CE	Chip Enable
ŌĒ/V _{PP}	Output Enable/Pro- gramming Voltage
00-07	Outputs
PGM	Program

TL/D/9181-1

Connection Diagram

27C256 27256	27C128 27128	27C64 2764	27C32 2732	27C16 2716
V _{PP}	V _{PP}	V _{PP}		
A12	A12	A12		l .
A7	A7	A7	A7	A7 .
A6	A6	A6	A6	A6
A5	A5	A5	A5	A5
A4	A4	A4	A4	A4
A3	A3	A3	A3	A3
A2	A2	A2	A2	A2
A1	A1	A1	A1	A1
A0	A0	A0	A0	A0
Ο ₀	00	Ο ₀	00	00
01	01	01	01	O ₁
02	02	02	02	02
GND	GND	GND	GND	GND



27C16 2716	27C32 2732	27C64 2764	27C128 27128	27C256 27256
		V _{CC} PGM	V _{CC} PGM	V _{CC}
Vcc	Vcc	NC	A13	A13
A8	A8	A8	A8	A8
A9	A9	A9	A9	A9
VPP	A11	A11	A11	A11
ŌĒ	OE/V _{PP}	ŌĒ	ŌĒ	ŌĒ
A10	A10	A10	A10	A10
CE/V _{PP}	CE	CE	CÉ	CE
07	07	07	07	07
06	06	06	06	O ₆
05	O ₅	05	05	05
04	O ₄	04	04	04
O ₃	O ₃	03	О3	03

IL/D/9181-2

Order Part Number NMC27C512AQ See NS Package Number J28AQ

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C512A pins.

Commercial Temp Range (0°C to +70°C)

 $V_{CC} = 5V \pm 5\%$

Parameter/Order Number	Access Time (ns)
NMC27C512AQ15	150
NMC27C512AQ17	170
NMC27C512AQ20	200
NMC27C512AQ25	250

Extended Temp Range (-40° C to $+85^{\circ}$ C) V_{CC} = 5V $\pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C512AQE150	150
NMC27C512AQE170	170
NMC27C512AQE200	200
NMC27C512AQE250	250

Commercial Temp Range (0°C to +70°C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C512AQ150	150
NMC27C512AQ170	170
NMC27C512AQ200	200
NMC27C512AQ250	250

Military Temp Range (-55° C to $+125^{\circ}$ C) V_{CC} = 5V \pm 10%

Parameter/Order Number	Access Time (ns)
NMC27C512AQM150	150
NMC27C512AQM170	170
NMC27C512AQM200	200
NMC27C512AQM250	250

NOTE: For plastic DIP and surface mount PLCC package requirements please refer to NMC27C512AN data sheet.

COMMERCIAL TEMPERATURE RANGE

2000V

Absolute Maximum Ratings (Note 1)

Temperature Under Bias -10° C to $+80^{\circ}$ C Storage Temperature -65° C to $+150^{\circ}$ C

All Input Voltages except A9 & OE/Vpp

with Respect to Ground (Note 9) +6.5V to -0.6V

V_{CC} Supply Voltage with

Respect to Ground +7.0V to -0.6V

ESD Rating

(Mil. Std. 883C, Method 3015.2)

All Output Voltages with

Respect to Ground (Note 9) V_{CC} + 1.0V to GND - 0.6V

OE/V_{PP} Supply Voltage & A9 with Respect to Ground

Power Dissipation

+14.0V to -0.6V

Power Dissipation
Lead Temperature (Soldering, 10 sec.)

1.0W 300°C

Operating Conditions (Note 6)

Temperature Range 0°C to +70°C

V_{CC} Power Supply

NMC27C512AQ15, 17, 20, 25 NMC27C512AQ150, 170, 200, 250

5V ±5% 5V ±10%

READ OPERATION

DC Electrical Characteristics

Symbol Parameter		Conditions	Min	Тур	Max	Units	
l _{LI}	Input Load Current	V _{IN} = V _{CC} or GND		0.01	1	μА	
ILO	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$		0.01	1	μA	
Ірр	V _{PP} Load Current	$\overline{OE}/V_{PP} = V_{CC}$ or GND			10	μA	
I _{CC1}	V_{CC} Current (Active) $\overline{CE} = V_{IL}$, $f = 5$ MHz TTL Inputs Inputs $= V_{IH}$ or V_{IL} , $I/O = 0$ m/			15	30	mA	
I _{CC2}				10	20	mA	
ICCSB1	V _{CC} Current (Standby) TTL Inputs	CE = V _{IH}		0.1	1	mA.	
ICCSB2	V _{CC} Current (Standby) CMOS Inputs	CE = V _{CC}		0.5	100	μА	
V_{IL}	Input Low Voltage		-0.2		0.8	V	
V _{1H}	Input High Voltage		2.0	***	V _{CC} + 1	v	
V _{OL1}	Output Low Voltage	I _{OL} = 2.1 mA			0.40	V	
V _{OH1}	Output High Voltage	$I_{OH} = -2.5 \text{mA}$	3.5			V	
V _{OL2}	Output Low Voltage	l _{OL} = 10 μA			0.1	٧	
V _{OH2}	Output High Voltage	I _{OH} = -10 μA	V _{CC} - 0.1				

AC Electrical Characteristics

			NMC27C512A								
Symbol	Parameter	Conditions	Q15, Q150		50 Q17, Q170		Q20, Q200		Q25, Q250		Units
			Min	Max	Min	Max	Min	Max	Min	Max	1
t _{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		150		170		200		250	ns
t _{CE}	CE to Output Delay	OE = V _{IL}		150		170		200		250	ns
t _{OE}	OE to Output Delay	CE = V _{IL}		60		75		75		100	ns
t _{DF}	OE High to Output Float	CE = VIL	0	50	0	55	0	55	0	60	ns
t _{CF}	CE High to Output Float	OE = VIL	0	50	0	55	0	55	0	60	ns
tон	Output Hold from Addresses, CE or OE, Whichever Occurred First	CE = OE = V _{IL}	0		0		0		0		ns

MILITARY AND EXTENDED TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias

Operating Temp. Range

Storage Temperature

-65°C to +150°C

All Input Voltages except A9 & OE/VPP

with Respect to Ground (Note 9)

+6.5V to -0.6V

All Output Voltages with

Respect to Ground (Note 9)

 V_{CC} + 1.0V to GND - 0.6V

OE/Vpp Supply Voltage & A9

with Respect to Ground

Power Dissipation

+14.0V to -0.6V 1.0W

Lead Temperature (Soldering, 10 sec.)

V_{CC} Supply Voltage with

Respect to Ground

+7.0V to -0.6V

ESD Rating

(Mil. Std. 883C, Method 3015.2)

2000V

300°C

Operating Conditions (Note 6)

Temperature Range

NMC27C256BQE150, 170, 200, 250

-40°C to +85°C

NMC27C256BQM150, 170, 200, 250

-55°C to +125°C

V_{CC} Power Supply

+5V ±10%

READ OPERATION

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
l _{Ll}	Input Load Current	V _{IN} = V _{CC} or GND			10	μΑ
ILO	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$			10	μΑ
I _{CC1}	V _{CC} Current (Active) TTL Inputs	$\overline{CE} = V_{ L}, f = 5 \text{ MHz}$ Inputs = $V_{ H}$ or $V_{ L}$, $I/O = 0 \text{ mA}$		15	30	mA
I _{CC2}	V _{CC} Current (Active) CMOS Inputs	$\overline{CE} = GND, f = 5 MHz$ Inputs = V_{CC} or GND, I/O = 0 mA		10	20	mA
I _{CCSB1}	V _{CC} Current (Standby) TTL Inputs	CE = V _{IH}		0.1	j.	mA
I _{CCSB2}	V _{CC} Current (Standby) CMOS Inputs	CE = V _{CC}		0.5	100	μΑ
lpp	V _{PP} Load Current	$\overline{OE}/V_{PP} = V_{CC}$ or GND			10	μΑ
V _{IL}	Input Low Voltage		-0.2		0.8	٧
V _{IH}	Input High Voltage		2.0		V _{CC} + 1	٧
V _{OL1}	Output Low Voltage	I _{OL} = 2.1 mA			0.4	٧
V _{OH1}	Output High Voltage	l _{OH} = −1.6 mA	3.5			V
V _{OL2}	Output Low Voltage	I _{OL} = 10 μA			0.1	٧
V _{OH2}	Output High Voltage	$I_{OH} = -10 \mu\text{A}$	V _{CC} 0.1			V

AC Electrical Characteristics

		NMC27C512A									
Symbol	Parameter	Conditions	Conditions QE150, C		QE150, QM150 QE170, QM170		QE200, QM200		QE250, QM250		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
tACC	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		150		170		200		250	ns
t _{CE}	CE to Output Delay	OE = VIL		150		170		200		250	ns
toE	OE to Output Delay	CE = V _{IL}		60		75		75		100	ns
t _{DF}	OE High to Output Float	CE = VIL	0	50	0	55	0	55	0	60	ns
t _{CF}	CE High to Output Float	OE = VIL	0	50	0	55	0	55	0	60	ns
•	Output Hold from Addresses, CE or OE, Whichever Occurred First	CE = OE = ViL	0		0		0		0		ns

Capacitance $T_A = +25^{\circ}C$, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN1}	Input Capacitance except OE/V _{PP}	V _{IN} = 0V	6	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	9	12	ρF
C _{IN2}	OE/V _{PP} Input Capacitance	V _{IN} = 0V	20	25	pF

AC Test Conditions

Output Load

1 TTL Gate and $C_1 = 100 pF (Note 8)$ Timing Measurement Reference Level


Inputs Outputs 0.8V and 2V 0.8V and 2V

Input Rise and Fall Times Input Pulse Levels

0.45V to 2.4V

≤5 ns

AC Waveforms (Notes 6, 7)



TL/D/9181-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: $\overline{\text{OE}}$ may be delayed up to $t_{ACC}-t_{OE}$ after the falling edge of $\widetilde{\text{CE}}$ without impacting t_{ACC} .

Note 4: The top and top compare level is determined as follows:

High to TRI-STATE, the measured V_{OH1} (DC) - 0.10V; Low to TRI-STATE, the measured VOL1 (DC) + 0.10V.

Note 5: TRI-STATE may be attained using \overline{OE} or \overline{CE} .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to V_{CC} + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate: $I_{OL} = 1.6$ mA, $I_{OH} = -400 \mu A$.

CL: 100 pF includes fixture capacitance.

Note 9: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Programming Characteristics (Notes 1, 2, 3 and 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tas	Address Setup Time		1			μs
toes	OE Setup Time		1			μs
t _{DS}	Data Setup Time		1			μs
tvcs	V _{CC} Setup Time		1			μs
t _{AH}	Address Hold Time		0			μs
t _{DH}	Data Hold Time		1			μs
t _{cf}	Chip Enable to Output Float Delay	$\overline{OE} = V_{IL}$	0		60	ns
tpw	Program Pulse Width		95	100	105	μs
t _{OEH}	OE Hold Time		1			μs
t _{DV}	Data Valid from CE	OE = V _{IL}			250	ns
t _{PRT}	OE Pulse Rise Time During Programming		50			ns
t _{VR}	V _{PP} Recovery Time		1			μs
lpp	V _{PP} Supply Current During Programming Pulse	CE = V _{IL} OE = V _{PP}			30	mA
Icc	V _{CC} Supply Current				10	mA
TR	Temperature Ambient		20	25	30	°C
V _{CC}	Power Supply Voltage		6	6.25	6.5	V
V _{PP}	Programming Supply Voltage		12.5	12.75	13	V
T _{FR}	Input Rise, Fall Time		5			ns
V _{IL}	Input Low Voltage			0	0.45	V
V _{IH}	Input High Voltage		2.4	4		٧
t _{iN}	Input Timing Reference Voltage		0.8	1.5	2	V
tour	Output Timing Reference Voltage		0.8	1.5	2	V


Note 1: National's standard product warranty applies to devices programmed to specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} . The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC} .


Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least 0.1 µF capacitor is required across V_{CC} to GND to suppress spurious voltage transients which may damage the device.


Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.

Programming Waveforms



TL/D/9181-5





1

Functional Description

DEVICE OPERATION

The six modes of operation of the NMC27C512A are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $\overline{\text{OE}}/\text{Vpp}$ during programming. In the program mode the $\overline{\text{OE}}/\text{Vpp}$ input is pulsed from a TTL low level to 12.75V.

Read Mode

The NMC27C512A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} – t_{OE} .

The sense amps are clocked for fast access time. V_{CC} should therefore be maintained at operating voltage during read and verify. If V_{CC} temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

Standby Mode

The NMC27C512A has a standby mode which reduces the active power dissipation by over 99%, from 110 mW to 0.55 mW. The NMC27C512A is placed in the standby mode by applying a CMOS high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tying

Because NMC27C512A are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} (pin 20) be decoded and used as the primary device selecting function, while \overline{OE}/V_{PP} (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on pin 22 ($\overline{\text{OE}}/\text{Vpp}$) will damage the NMC27C512A.

Initially, and after each erasure, all bits of the NMC27C512A are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NMC27C512A is in the programming mode when the $\overline{\text{OE}}/\text{V}_{PP}$ is at 12.75V. It is required that at least a 0.1 μF capacitor be placed across V_{CC} and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\text{CE}}$ input. A program pulse must be applied at each address location to be programmed.

The NMC27C512A is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each Address is programmed with a series of 100 μ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will Program with a single 100 μ s pulse.

The NMC27C512A must not be programmed with a DC signal applied to the $\overline{\text{CE}}$ input.

Programming multiple NMC27C512AS in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C512A may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text{CE}}$ input programs the paralleled NMC27C512A.

Note: Some programmer manufacturers due to equipment limitation may offer interactive program Algorithm (Shown in *Figure 2*).

TABLE	I. Mode	Selection
-------	---------	-----------

Pins Mode	CE (20)	OE/V _{PP} (22)	V _{CC} (28)	Outputs (11-13, 15-19)
Read	V _{IL}	V _{IL}	5.0V	D _{OUT}
Standby	V _{IH}	Don't Care	5.0V	Hi-Z
Program	V _{IL}	12.75V	6.25V	D _{IN}
Program Verify	V _{IL}	V _{IL}	6.25V	D _{OUT}
Program Inhibit	V _{IH}	12.75V	6.25V	Hi-Z
Output Disable	Don't Care	V _{IH}	5.0V	Hi-Z

Functional Description (Continued)

Program Inhibit

Programming multiple NMC27C512A in parallel with different data is also easily accomplished. Except \overline{CE} all like inputs (including \overline{OE}) of the parallel NMC27C512A may be common. A TTL low level program pulse applied to an NMC27C512A's \overline{CE} input with \overline{OE}/V_{PP} at 12.75V will program that NMC27C512A. A TTL high level \overline{CE} input inhibits the other NMC27C512A from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify is accomplished with $\overline{\text{OE}}/\text{V}_{PP}$ and $\overline{\text{CE}}$ at V_{IL} , data should be verified t_{DV} after the falling edge of $\overline{\text{CE}}$.

Manufacturer's Identification Code

The NMC27C512A has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C512A is, "8F 85", where "8F" designates that it is made by National Semiconductor, and "85" designates a 512k part.

The code is accessed by applying 12V $\pm 0.5V$ to address pin A9. Addresses A1–A8, A10–A15, \overline{CE} , and \overline{OE} are held at V_{IL}. Address A0 is held at V_{IL} for the manufacturer's code, and at V_{IH} for the device code. The code is read on the 8 data pins. Proper code access is only guaranteed at 25°C \pm 5°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C512A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

After programming opaque labels should be placed over the NMC27C512A's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C512A is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15W-sec/cm².

The NMC27C512A should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C512A erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between $V_{\mbox{\footnotesize CC}}$ and GND for each eight devices. The bulk, capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A ₀ (10)	0 ₇ (19)	0 ₆ (18)	0 ₅ (17)	0 ₄ (16)	0 ₃ (15)	0 ₂ (13)	0 ₁ (12)	0 ₀ (11)	Hex Data
Manufacturer Code	V _{IL}	1	0	0	0	1	1	1	1	8F
Device Code	V _{IH}	1	0	0	0	0	1	0	1	85

TABLE III. Minimum NMC27C512A Erasure Time

Light Intensity (Micro-Watts/cm ²)	Erasure Time (Minutes)
15,000	20
10,000	25
5,000	50