



**BLOCK DIAGRAM**


<b>BASIC CHARACTERISTICS</b> ( $T_{amb} = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified)							
PARAMETER	TEST CONDITION	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Supply voltage		$V_{DD}$	2.5	-	3.6	V	
Supply voltage for IRED		$V_{IRED}$	3.8	-	5.0	V	
Supply current	Excluded LED driving	$I_{DD}$	-	195	-	$\mu\text{A}$	
Shutdown current	Light condition = dark, $V_{DD} = 3.3\text{ V}$	$I_{DD}(\text{SD})$	-	0.2	-	$\mu\text{A}$	
ALS shut down	ALS disable, PS enable	$I_{ALSSD}$	-	180	-	$\mu\text{A}$	
PS shut down	ALS enable, PS disable	$I_{PSSD}$	-	175	-	$\mu\text{A}$	
I²C signal input	Logic high	$V_{DD} = 3.3\text{ V}$	$V_{IH}$	1.5	-	-	V
	Logic low		$V_{IL}$	-	-	0.8	
	Logic high	$V_{DD} = 2.6\text{ V}$	$V_{IH}$	1.4	-	-	V
	Logic low		$V_{IL}$	-	-	0.6	
Peak sensitivity wavelength of ALS		$\lambda_p$	-	550	-	nm	
Peak sensitivity wavelength of PS		$\lambda_{pps}$	-	940	-	nm	
Full ALS counts	16-bit resolution		-	-	65 535	steps	
Full PS counts	8-bit resolution		-	-	255	steps	
Detectable intensity	Minimum	$IT = 640\text{ ms}$ , $V_{DD} = 3.3\text{ V}$ , 1 step <sup>(1)(2)</sup>	-	0.01	-	lx	
	Maximum	$IT = 80\text{ ms}$ , $V_{DD} = 3.3\text{ V}$ , 65 535 steps <sup>(1)(2)</sup>	-	5243	-		
ALS dark offset	$IT = 80\text{ ms}$ , $V_{DD} = 3.3\text{ V}$ , normal sensitivity <sup>(1)</sup>		0	-	3	steps	
Operating temperature range		$T_{amb}$	-40	-	+85	$^{\circ}\text{C}$	
IRED driving current	<sup>(3)</sup>		-	-	800	mA	

**Notes**

- (1) Light source: white LED
- (2) Maximum detection range to ambient light can be determined by ALS refresh time adjustment. Refer to table 17 "ALS Resolution and Maximum Detection Range"
- (3) Based on IRED on / off duty ratio = 1/5120, 1/640, 1/80, and 1/20. The circuitry should use an external MOSFET as shown with fig.10. Please see also the Application Note "Designing the VCNL4100 into an Application" ([www.vishay.com/doc?84361](http://www.vishay.com/doc?84361)).

<b>I<sup>2</sup>C BUS TIMING CHARACTERISTICS</b> ( $T_{amb} = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified)						
PARAMETER	SYMBOL	STANDARD MODE		FAST MODE		UNIT
		MIN.	MAX.	MIN.	MAX.	
Clock frequency	$f_{(SMBCLK)}$	10	100	10	400	kHz
Bus free time between start and stop condition	$t_{(BUF)}$	4.7	-	1.3	-	$\mu\text{s}$
Hold time after (repeated) start condition; after this period, the first clock is generated	$t_{(HDSTA)}$	4.0	-	0.6	-	$\mu\text{s}$
Repeated start condition setup time	$t_{(SUSTA)}$	4.7	-	0.6	-	$\mu\text{s}$
Stop condition setup time	$t_{(SUSTO)}$	4.0	-	0.6	-	$\mu\text{s}$
Data hold time	$t_{(HDDAT)}$		3450	-	900	ns
Data setup time	$t_{(SUDAT)}$	250	-	100	-	ns
I <sup>2</sup> C clock (SCK) low period	$t_{(LOW)}$	4.7	-	1.3	-	$\mu\text{s}$
I <sup>2</sup> C clock (SCK) high period	$t_{(HIGH)}$	4.0	-	0.6	-	$\mu\text{s}$
Detect clock / data low timeout	$t_{(TIMEOUT)}$	25	35	-	-	ms
Clock / data fall time	$t_{(F)}$	-	300	-	300	ns
Clock / data rise time	$t_{(R)}$	-	1000	-	300	ns


 Fig. 1 - I<sup>2</sup>C Bus Timing Diagram